

DAFTAR PUSTAKA

- [1] Baxter, Julius. 2001. **Open Source Hardware Development and the OpenRISC Project**. KTH Computer Science and Communication.
- [2] Brown, Stephen and Zvonko Vranesic. 2005. *Fundamental of Digital Logic with VHDL*. (2nd Ed). San Francisco : Mc Graw Hill.
- [3] Coherence, LTD. 1995. **Measuring Performance**. Downloaded at: <http://u.cs.biu.ac.il/~wiseman/co/old/co1.pdf>
- [4] Digilent. 2011. **Atlys Board Reference Manual**. Henley Court. Pullman, WA.
- [5] Gray, Jan. 2000. **Designing a Simple FPGA-Optimized RISC CPU and System-on-a-Chip**. Gray Research LLC. Bellevue, WA.
- [6] KC Chang. 2005. *Digital Systems Design with VHDL and Synthesis: An Integrated Approach*. Wiley-IEEE Computer Society, England.
- [7] Lampret, Damjan. 2007. **OpenRISC 1200 IP Core Specification**. OpenCores.
- [8] Mattsson, Daniel and Marcus Christensson. 2004. **Evaluation of Synthesizable CPU Cores**. Department of Computer Engineering Chalmers University of Engineering. Gothenburg.
- [9] Rahadi, Hendry Putra. 2013. **Perancangan dan Implementasi Programmable Logic Controller (PLC) Sederhana Berbasis Field Programmable Gate Array (FPGA)**. Institut Teknologi Bandung. 2013.

- [10] Tong, Jason G., Ian D. L. Anderson and Mohammed A. S. Khalid. 2006. **Soft-Core Processors for Embedded Systems**. Department of Electrical and Computer Engineering University of Windsor. Windsor, Ontario, Canada.
- [11] Sven-Ake-Andersson. **OpenRISC 1200 soft processor**. <http://www.rte.se/blog/blogg-modesty-corex/openrisc-1200-soft-processor/2.1>. Diakses tanggal: 15 Maret 2014.
- [12] Wood, Hill, Sohi, Smith and Vijaykumar and Moshovos. 1998. **ECE D52 Lecture Notes: Chapter 3**. Downloaded from: <http://www.eecg.toronto.edu/~moshovos/ACA05/004-pipelining.pdf>