

DAFTAR GAMBAR

Gambar 2.1	Arsitektur Jaringan SDN	6
Gambar 2.2	Arsitektur Pox Controller	8
Gambar 2.3	Arsitektur Floodlight Controller	9
Gambar 2.4	Arsitektur OpenDaylight Controller	10
Gambar 2.5	Arsitektur Beacon Controller.....	10
Gambar 2.6	Arsitektur OpenFlow Protocol.....	11
Gambar 2.7	Arsitektur OSCP Clustering	12
Gambar 2.8	Arsitektur Corosync Pacemaker	13
Gambar 3.1	Diagram Alur Penelitian.....	17
Gambar 3.2	Diagram Alur Perancangan Software.....	18
Gambar 3.3	Diagram Blok Proses High Availability.....	19
Gambar 3.4	Topologi Sistem.....	20
Gambar 3.5	Topologi Jaringan 16 Host 15 Switch	23
Gambar 3.6	Topologi Jaringan 32 Host 31 Switch	24
Gambar 4.1	Hasil Data Waktu Failover	27
Gambar 4.2	Hasil Data Waktu Failback.....	29
Gambar 4.3	Xterm Host1.....	30
Gambar 4.4	Xterm Host2.....	31
Gambar 4.5	Pengambilan Data QoS	31
Gambar 4.6	Hasil Data Delay Failover	32
Gambar 4.7	Hasil Data Delay Failback.....	32
Gambar 4.8	Hasil Data Packet Loss Failover	33
Gambar 4.9	Hasil Data Packet Loss Failback.....	34
Gambar 4.10	Hasil Data Throughput Failover	35
Gambar 4.11	Hasil Data Throughput Failback	35