

DAFTAR PUSTAKA

- [1] “X86 adalah Arsitektur Mikroprosesor yang Dibuat oleh Intel,” softwaregenuine. Accessed: Nov. 23, 2023. [Online]. Available: <https://softwaregenuine.id/x86-adalah-arsitektur-mikroprosesor-yang-dibuat-oleh-intel/>
- [2] Arkan Perdana, “Cache: Pengertian, Fungsi, Jenis, dan Perlukah Menghapusnya?,” Glints. Accessed: Nov. 23, 2023. [Online]. Available: <https://glints.com/id/lowongan/cache-adalah/>
- [3] A. J. Smith, “Cache Memories,” 1982.
- [4] K. Hamad Alkhamisi and C. Author, “Cache Coherence issues and Solution: A Review,” Online, jeddah, Saudi Arabia, Jul. 2022.
- [5] D. Leet, J. Choit, J.-H. Kim+, A. Sam, and H. Nohs, “On the Existence of a Spectrum of Policies that Subsumes the Least Recently Used (LRU) and Least Frequently Used (LFU) Policies.” [Online]. Available: <http://ssrnet.snu.ac.krhttp://archi.snu.ac.kr>
- [6] S. Sayiraman, S. K. Dayalan, and S. M. Subbiah, “A Framework for MF-LRU (Most Frequently-Least Recently Used) Replacement Policy.”
- [7] D. M. (Dean M. Tullsen, ACM Digital Library., and Sigarch., *Proceedings of the 34th annual international symposium on Computer architecture*. ACM, 2007.
- [8] S. Febriani, N. Bogi, A. Karna, R. Nugraha, and S. Pd, “ANALISIS PERFORMANSI ENKRIPSI PADA PROSESOR INTEL DENGAN ARSITEKTUR X86 INTEL PROCESSOR WITH X86 ARCHITECTURE PERFORMANCE ANALYSIS FOR ENCRYPTION,” 2020.
- [9] D. Ramtane and S. Kumar, “Cache Replacement and Allocation Technology in Multicore System: A study of Security Issue,” Raipur, Chhattisgarh, India., May 2020. doi: 10.5958/2321-581X.2020.00018.5.
- [10] Sonia, A. Alsharif, P. Jain, M. Arora, S. R. Zahra, and G. Gupta, “Cache memory: An analysis on performance issues,” in *Proceedings of the 2021 8th International Conference on Computing for Sustainable Global Development, INDIACom 2021*, Institute of Electrical and Electronics Engineers Inc., Mar. 2021, pp. 184–188. doi: 10.1109/INDIACom51348.2021.00033.
- [11] W. Xiong, S. Katzenbeisser, and J. Szefer, “Leaking Information Through Cache LRU States in Commercial Processors and Secure Caches,” 2021.
- [12] Y. Wang, Y. Yang, C. Han, L. Ye, Y. Ke, and Q. Wang, “LR-LRU: A PACS-Oriented Intelligent Cache Replacement Policy,” *IEEE Access*, vol. 7, pp. 58073–58084, 2019, doi: 10.1109/ACCESS.2019.2913961.

- [13] P. Michaud, “The 3P and 4P cache replacement policies The 3P and 4P cache replacement policies. JWAC 2010-1st JILP Workshop on Computer Architecture Competitions: cache replacement Championship The 3P and 4P cache replacement policies,” 2010. [Online]. Available: <https://inria.hal.science/inria-00492968>
- [14] O. Temam, P. C. Yew, and B. Zang, “Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics): Preface,” *Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)*, vol. 6965 LNCS. 2011. doi: 10.1007/978-3-642-24151-2.
- [15] J. D. Kron, B. Prumo, and G. H. Loh, “Double-DIP: Augmenting DIP with Adaptive Promotion Policies to Manage Shared L2 Caches.”