

CONTENTS

APPROVAL PAGE	ii
SELF DECLARATION AGAINST PLAGIARISM	iii
ABSTRACT	iv
ACKNOWLEDGEMENTS	v
PREFACE	vii
CONTENTS	viii
LIST OF TABLES	xi
LIST OF FIGURES	xii
LIST OF EQUATION	xvi
CHAPTER 1. INTRODUCTION	1
1.1 Background	1
1.2 Problem Identification	5
1.3 Objective	6
1.4 Scope of Work	6
1.5 Expected Result (Hypothesis)	7
1.6 Novelty and Contribution	8
1.7 Structure of Thesis	9
CHAPTER 2. BASIC CONCEPT	10
2.1 Basic Concept of RFID System	10
2.1.1 RFID Reader	11
2.1.2 RFID Middleware	12
2.1.3 EPC RFID	13
2.1.4 UHF-RFID Reader Communication, Protocol, and Command	13
2.2 Edge Computing and Embedded Device	14
2.3 Redundant Data Filtering using Duplicate Data Removal Approach	16
2.3.1 Linear Search-Based Algorithm	17

2.3.2 Hash-Based Algorithms	18
2.3.3 Bloom Filters Approach	24
2.3.4 Combination of Bloom Filter and Lookup Table Approach	26
2.4 NTP for Time Synchronization	27
CHAPTER 3. SYSTEM MODEL AND RESEARCH DESIGN	30
3.1. Research Roadmap	30
3.2. Data Systematic	31
3.3. Proposed Sytem Model	33
3.3.1 Data Buffering & Parsing	36
3.3.2 Duplicate Data Removal (Deduplication Check)	37
3.3.3 Time Synchronization	38
3.3.4 Time Labeling	39
3.3.5 Data Output	39
3.4. Proposed Hash Function for Deduplication Algoritihm	40
3.4.1 Background dan Algorithm Concept	40
3.4.2 Algorithm Details	41
3.4.3 Comparison with Original xxHash32 in Implementation	43
3.5. Performance Parameter	44
3.5.1 Memory Usage	44
3.5.2 Latency (Processing Time)	45
3.5.3 Throughput (Data Processing Rate)	46
3.5.4 Error Rate (Accuration)	46
3.6. Testing Scenarios and Data Collection	46
CHAPTER 4. PERFORMANCE EVALUATION	56
4.1 Testing Algorithm : Linear Search	56
4.1.1 Linear Search with Static Memory Allocation	56
4.1.2 Dynamic Memory Allocation	59

4.2 Testing Algorithm : Hash-based	61
4.3 Testing Algorithm : Bloom Filter.....	66
4.4 Testing Algorithm : Bloom Filter + Lookup Table.....	72
4.5 Testing Algorithm : Proposed Methode (modified xxHash32).....	78
4.6 Comparative Analysis of Modified xxHash32 with Other Algorithms	80
4.6.1 Accuracy Comparison.....	82
4.6.2 Memory Efficiency (RAM and Flash)	82
4.6.3 Latency per Data Point Comparison	85
4.6.4 Throughput Process.....	101
4.6.5 Trade-off and Implementation Insights.....	101
CHAPTER 5. CONCLUSION	103
5.1 Conclusion.....	103
5.2 Limitation	104
5.3 Future Work and Recommendation	104
REFERENCE.....	106